Abstract-The objectives of this paper are representing a simulator for the logic gates using P systems with priorities rules, and making use of the P system parallel computing in order to reduce the time used to test or evaluate a logic circuit (set of logic gates), which may change the vision of the current logic gates systems. Also, introducing the basic logic gates and how they work together, the development of the appropriate P system models for these gates are represented, and putting all together in order to get logic circuits which are P system based, finally a simulation and a test for them using a P Lingua language simulator, and an example is introduced to illustrate and making test of the model.
II. MEMBRANE COMPUTING
Membrane computing is a branch of natural computing with an initial goal of abstracting computing models from the structure and functioning of living cells [1] . The initial goal was learning something possibly useful for computer science from cell biology, and giving the area developed in this direction [1] , [4] .
Membrane structure (which is the basic idea of building a membrane system) is a structure composed of several cell-membranes, hierarchically embedded in a main membrane called the skin membrane [5] . A plane representation of a membrane structure ( Fig. 1 ), can be given by means of a Venn diagram, without intersected sets and with a unique superset. The membranes delimit regions and associate with each region a set of objects, described by some symbols over an alphabet, and a set of evolution rules [1, 6] .
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A. Membrane Computing Computation
The computation mainly starts with an initial configuration of the system, where the input data of a problem is encoded [7] .
A computation for a P system can be described as follows: C0 =>C1=>…=>Cn, n>=0, where C0 is the initial configuration.
The transition from one configuration to another is performed by applying rules to the objects placed inside the regions. A computation of the system is a tree of configurations, the rules is applied in a non-deterministic maximal parallel manner (all objects which can evolve by such rules have to evolve), in each step, in each region; each object that can be evolved according to some rules must do it by transitions until reaching a halting configuration, where no more rules may be applied. The result of a halting computation is usually defined through the multi-set associated with a specific output membrane, or the environment, which is the space out of the skin.
( Fig. 2) give an example of a P system that computes the squares of natural non-null numbers (the output is read in membrane 1, which have to be appeared elementary at the end of a computation) [1] . Based on [1] , we made use of the formal definition of a P system and also the priorities rules.
A P system with priorities rules is a construct Π= (O, µ, w 1 , . . . , w m , (R 1 ,P 1 ), . . . ,(R m ,P m ), i o )
Where:  O is the finite and non empty alphabet of objects,  µ is a membrane structure, consisting of m membranes, labeled 1; 2,…m  w 1 , . . . , w m are strings over O representing the multi-sets of objects Presented in regions 1,2,…,m of the membrane structure,  R 1 , . . . , R m are finite sets of evolution rules associated with regions 1,2,..,m of the membrane structure,  p 1 ,…, p m are finite sets of priorities of the rules  i o is either one of the labels 1,2,..,m , and the respective region is the output region of the system, or it is 0, and the result of a computation is collected in the environment of the system. For more details about rule priorities relation we can describe it as follows: A rule r 1 :u 1 →v 1 from a set R i is used in a transition step with respect to II only if there is no rule r 2 :u 2 →v 2 in R i which can be applied at the same step and r 2 > r 1 .that is, at each step, only rules which are maximal among the rules applicable in that region are allowed to be applied [1, 6] .
III. LOGIC GATES
Logic gates are electronic circuits that operate on one or more input signals to produce an output signal [8] .Digital systems are constructed by using logic gates as software or hardware machines. These gates are the AND, OR, NOT, NAND, NOR, XOR and XNOR gates. As an example, (Fig. 3) shows the AND, OR, NAND and XOR gates. The logic gates behavior can be described by truth tables.
Most of the gates have at least 2 inputs (may be more); except the inverter (known as NOT) have one input; but it has also one output. For example, if we have a set of gates like in Fig. 4 , which contains 3 gates AND with inputs (a, b), OR gate with inputs (a, c), and XOR gate with inputs (e, f), the output of these gates is appeared as in the truth table (Fig. 4) .
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IV. LOGIC GATES SIMULATION
This section introduces the proposed P system model for the logic gates separately. The following paragraph describes the initial configuration of the membranes that implement the AND, OR, NAND, and XOR gates, as shown in (Figs. 5, 6, 7, and 8).
As mentioned before this simulation was introduced in [2, 3] but this reduces the number of membranes and number of rules and use a P system with priorities among the evolution rules in which its model is discussed in section 2 in the membrane computation model part [6] . When using this model, the inner rules can work in a parallel way according to the computation way of the P system. The Example will show the computation which work parallel and the other works sequentially.
In this simulation we will consider the input of the gates exist in the lowest level (inner membrane). The result of the computation will be sent out (in most cases skin or the container gate if exist).
A. Membrane AND Gate
Boolean AND gate can be simulated by P systems with rewriting priorities rules using only one membrane including its rules in exactly two steps. The formal model definition of the membrane AND gate of degree 1 is a tuple II, and also we assume that the final result will be at the skin. According to the model and tracing the inputs, the available scenarios that might happen are as follows when the pairs enter the membrane 1 are showed in TABLE I. 
B. Membrane OR Gate
Boolean OR gate as AND gate also can be simulated by P systems with rewriting priorities rules using only one membrane including its rules in exactly two steps. The formal model definition of the membrane OR gate of degree 1 is a tuple II, and also we assume that the final result will be at the skin. 
The initial configuration of the membrane OR gate appeared in (Fig. 6) . 
C. Membrane NAND Gate
Boolean NAND gate as in the case of previous gates can be simulated by P systems with rewriting priorities rules using only one membrane including its rules in only two steps. The formal model definition of the membrane NAND gate consisting of degree 1 is a tuple II, and also we assume that the final result will be at the skin.
The 
The initial configuration of the membrane NAND gate appeared in (Fig. 7) . Like the previous membrane gates, the inputs came to the membrane from the outsider membrane. According to the model and tracing to the inputs, the all available scenarios that might happen are showed, when the pairs enter the membrane 1 are expressed in (TABLE III) . 
D. Membrane XOR Gate
At last, Boolean XOR as in the other gate also can be simulated by P systems with rewriting priorities rules using only one membrane including its rules in only two steps. The formal model definition of the membrane XOR gate that has degree 1 is a tuple II, and also we assume that the final result will be at the skin.
The formal model definition of the membrane XOR gate has the degree 1 is a tuple II The initial configuration of the membrane XOR gate appeared in (Fig. 8) . 
V. LOGIC CIRCUITS SIMULATION
After approaching all the logic models of membrane computing, the computational processes in the nested levels are highly independent, and as a general mapping:
Membrane System : Gates The required design of any constructed circuit using the simulated gates is a nested set of gates;
In the next example; the last operation is the main container, and the first operation is subset of the upper level so that the result of each circuit step out to the higher level or gate to get the final result.
Logic Circuit Example
Using this mapping, we give an example of how constructing a P system which simulates a logic circuit, using the basic P systems constructed in the section 4 (AND, OR, NAND, and XOR). The following example contains three gates connected together to check the output of the final P system, which is the output of the logic gates, for example, if we have gates connected together as in Fig. 4 will produce a P system with tree representation of the membrane structure as shown in Fig. 9 and membrane structure as shown in Fig. 10 . Fig. 9 . The tree representation of the membrane structure of the example The corresponding P system Definition will be as follows R3= {r 1 : 1→ (out, 1), r 2 : 00→ (out, 0)}, P 3 = {r 1 >r 2 }. Fig. 10 . P system initial configuration for the logic gates example Fig. 11 . Steps of P system computation for the logic gates example When the objects "110" used as inputs a = 1,b = 1and c = 0 (according to Fig. 4 ) region 2 will receive "11" and region 3 will receive "10" according to the circuit design; the output is "1" from region 2 and "1" from region 3 which will be the input objects to the region 1 which works and generates the final output "0" as shown in the previous computation steps (step 1, and step 2), the right answer according to the truth table appeared in Fig. 4 .
The computation of membranes will start with parallel and sequence arrangement in the same time which means that: when regions 2 and 3 receive their inputs they will start to work and generate their outputs to region 1 which wait to work because some rules may start working with the generated objects unless it waits for another one, this reduces the time needed to finish the computation. So, the computation calculated in a non-deterministic parallel way [6] , this means that it take less time compared with sequential way because the two gates will be worked in the same time to get their output to push it to the last one as in the example. On the other hand, this indicates that the system got the desired output.
VI. SIMULATION IMPLEMENTATION USING P-LINGUA P-Lingua is a programming language for membrane computing developed by the Research Group on Natural Computing members, University of Seville [9, 10] .
The designs of the gates mentioned in Fig. 4 are implemented and simulated using P-lingua. TABLE V list all simulated gates, for each gate there is the P-Lingua code to implement it and its output when it works like the one in section 3 and Fig. 3 .
Note that we replaced the "1" with "a" and "0" with "b" for implementation. For more addition to the correctness of the proposed gates, we will implement the same example appeared in Fig. 4 (simulated in last section) with P-lingua as a kind of test. As shown in Fig. 12 we can see the code and the output of the circuit. The simulation takes 0.014 s, which means less than the total times of the three used gates (this proves the parallel computations). Also we can observe that the output is as desired, actually all the combinations were tested; all of them gave the correct answer. We introduce in this paper the original design and the simulated version of AND, OR, NAND, and XOR logic gates using P system. An example is also given for logic gates and the simulated logic gates for the same example (logic circuit) which produce the same outputs like logic gates.
We notice that the logic gates used in most systems and its computation is sequential in most cases; in this paper; we consider reducing time and computations as much as we can through using the non-deterministic parallel computation of the P system by implementing the gates as membranes and rules with priorities, The models may need some extra developments to reach the full parallelism in both sides inside the gate and within gates when connecting a group together.
As shown in Fig. 12 we can see the code and the output of the circuit. The simulation takes 0.014 s which means less than the total times of the three used gates (this proves the parallel computations)
Comparing to the other simulated logic gates appeared in [2, 3] there is a fewer number of membranes and less number of rules that leads to fewer computations.
Other directions are in possible reduction of computation that we may use the rough P system [11, 12] based on the rough set theory [13] to minimize the gates computation and logic gate simplification as done in logic gates with P systems in the near future.
